With the technology process scaling, leakage power dissipation is becoming a growing number of percentage in total power dissipation. This study presents a new method in the gate-length biasing technique to achieve a cost-effective gate-length with a most benefit between leakage reduction and delay increasing. With the optimized gate-length, typical combinational and sequential circuits are realized and simulated using HSPICE with the BSIM4.6.4 predictive models at a 45nm COMS process. The results show that leakage currents of typical combinational circuits reduce more and delay increase less. Moreover, leakage currents of mirror adder and transmission gate adder decrease 13.9% and 8.90%, respectively; and leakage power of 4-bit binary counters using C2MOS D Flip-Flop and Transmission-Gate D Flip-Flop reduce 38.36% and 20.05%, with the frequency of 5M, respectively. Therefore, the optimized gate-length biasing technique is an attractive approach in low power circuits design. DOI : http://dx.doi.org/10.11591/telkomnika.v12i4.4791

Informasi yang terkait dengan LOW LEAKAGE CIRCUITS DESIGN WITH OPTIMIZED GATE LENGTH BIASING

Plaza Low Yat All Time Low Sir David Low Low Thia Khiang Juliette Gordon Low Joachim Löw High Heels and Low Lifes Low Tuck Kwong Dirty Work (album All Time Low) Too Low for Zero Edward Low Arbor Low Get Low George Low Jho Low Natasha Low Low (lagu) Donald Low Suki Low G. David Low European Low Fares Airline Association Low Back Pain / Lumbago Low island Zsolt Lőw Low Tide Cecilia Low Down Low (film) High&Low The Movie Low Life (film) Sweet and Low-Down Monsters (lagu All Time Low) Supersonic Low Altitude Missile Low Yen Ling Low Hang Yee Low blow Array of Low Energy X-ray Imaging Sensors Fre…

kuensi amat rendah Frekuensi super rendah Low Orbit Ion Cannon Negeri Rendah Orbit rendah Bumi Roket Pencitraan Berbiaya Rendah Tapis pelewat rendah Gereja rendah Pengganti garam Bluetooth 4.0 Unjuk rasa Undang-Undang Cipta Kerja